CLAIMS

1	1.	A method for forming an interconnection between a storage capacitor and a
2		transfer device in a memory cell, the method comprising the steps of:
3 (Sec.	a) forming a capacitor having a vip extending over a top surface of a substrate;
4		and
5		b) diffusing dopant from the lip into the top surface of the substrate.
1	2.	The method of claim 1 wherein the step of forming a capacitor having a lip
2		extending over a top surface of a substrate comprises:
3		i) forming a first layer on the substrate;
4		ii) etching an oversized capacitor opening in the first layer;
5		iii) forming a sidewall spacer on sidewall of the oversized capacitor opening;
6		iv) etching a trench in the substrate using the sidewall spacer as a mask;
7		v) removing the sidewall spacer; and
8		vi) filling the trench and oversized capacitor opening with capacitor fill material.
		maichai.

- 1 3. The method of claim 2 wherein the capacitor fill material comprises
- polysilicon.

- 1 4. The method of claim 2 wherein the step of forming a capacitor having a lip
 2 extending over a top surface of a substrate further comprises:
 3 vii) recessing the capacitor fill material partially into the oversized capacitor
 4 opening; and
 5 viii) filling the recess in the oversized capacitor opening with a dielectric
 6 material.
- 1 5. The method of claim 1 wherein the step of diffusing dopant from the lip into the top surface comprises annealing the substrate and the capacitor.
- 1 6. The method of claim 1 wherein the first layer comprises a gate stack including:
- 3 i) a gate dielectric layer;
- 4 ii) a gate conductor layer on the gate dielectric layer; and
- 5 iii) an insulator layer on the gate conductor layer.
- 7. The method of claim 6 wherein the gate conductor layer comprises
 polysilicon.

- 1 8. The method of claim 6 wherein the insulator layer comprises a layer of silicon
- 2 nitride and a layer of silicon dioxide.
- 1 9. The method of claim 1 wherein the first layer comprises a layer of silicon
- dioxide, a layer of silicon nitride, and an a layer of silicon dioxide.

1 (10.)	The method of claim 1 wherein the step of forming a capacitor comprises the steps of:
3	i) forming a gate stack, the gate stack including a gate dielectric, a gate conductor on the gate dielectric, and an insulator layer on the gate conductor;
5	ii) etching an oversized capacitor opening in the gate stack;
6	iii) forming a sidewall spacer on sidewall of the oversized capacitor opening;
7 8	iv) etching a trench in the substrate using the sidewall spacer and the insulator layer on the gate conductor as a mask;
9	v) removing the sidewall spacer;
10	vi) forming an oxide collar in the trench;
11 12	vii) filling the trench and oversized capacitor opening with a capacitor fill material thereby forming a lip of capacitor fill material at the top of the trench;
13	viii) recessing the capacitor fill material partially into the oversized capacitor
14	opening;
15	ix) filling the recess in the oversized capacitor opening with a dielectric
16	material; and
17	x) forming shallow trench isolation, the shallow trench isolation removing portions of the lip except where a connection from the capacitor to the transfer
18 19	device is to be formed.
17	MALTAR TALES OF TALES

- 1 11. The method of claim 10 further comprising the steps of:
- d) patterning the remaining gate conductor stack; and
- e) forming sidewall spacers on the sidewalls of the patterned gate conductor
- 4 stack.

1	12.	The method of claim 1 wherein the step of forming a capacitor comprises the
2		steps of:
3		i) forming a gate stack, the gate stack including a gate dielectric, a gate
4		conductor on the gate dielectric, and an insulator layer on the gate conductor;
5		ii) etching an oversized capacitor opening in the gate stack;
6		iii) forming a sidewall spacer on sidewall of the oversized capacitor opening;
7		iv) etching a trench in the substrate using the sidewall spacer and the insulator
8		layer on the gate conductor as a mask;
9		v) removing the sidewall spacer;
10		vi) forming an oxide collar in the trench;
11		vii) filling the trench and oversized capacitor opening with a capacitor fill
12		material thereby forming a lip of capacitor fill material at the top of the trench;
13		viii) recessing the capacitor fill material partially into the oversized capacitor
14		opening;
15		ix) filling the recess in the oversized capacitor opening with a dielectric
16		material;

Claim 12 continued:

17	x) forming shallow trench isolation, the shallow trench isolation removing
18	portions of the gate stack and portions of the capacitor lip except where a
19	connection from the capacitor to the transfer device is to be formed;
20	xi) planarizing shallow trench isolation and the remaining gate stack, such that
21	a portion of the insulator layer remains on the gate conductor layer;
22	xii) removing a portion of the remaining insulator layer between shallow
23	trench isolation regions, the removal exposing portions of the underlying gate
24	conductor material;
25	xiii) depositing wordline line material that contacts the exposed gate
26	conductor material;
27	xiv) patterning the wordline and gate conductor material to form a plurality of
28	gates;
29	xv) forming a source/drain implants; and
30	wherein the step of diffusing dopant from the lip into the top surface of the
31	substrate comprises annealing, and wherein the dopant diffused from the lip to
32	the top surface comprises a source/drain of the transfer device and wherein the
33	source/drain implant diffuses to form a source/drain of the transfer device.

- 1 13. The method of claim 12 wherein the step of patterning the wordline and gate conductor material comprises etching selective to the remaining insulator material to avoid etching the gate conductor material at portions adjacent to the capacitor.
- 1 14. The method of claim 12 wherein the step of removing a portion of the
 2 remaining insulator layer between shallow trench isolation regions comprises
 3 leaving a portion extending into area where the gate will be formed to
 4 compensate for potential alignment errors.

1	15.	The method of claim 1 wherein the step of forming a capacitor comprises the
2		steps of:
3		i) forming a first layer on the substrate, the first layer comprising a first silicon
4		dioxide layer, a silicon nitride layer and second silicon dioxide layer;
5		ii) etching an oversized capacitor opening in the first layer;
6		iii) forming a sidewall spacer on sidewall of the oversized capacitor opening;
7		iv) etching a trench in the substrate using the sidewall spacer and the first
8		layer as a mask;
9		v) removing the sidewall spacer;
10		vi) forming an oxide collar in the trench;
11		vii) filling the trench and oversized capacitor opening with a capacitor fill
12		material thereby forming a lip of capacitor fill material at the top of the trench;
13		viii) recessing the capacitor fill material partially into the oversized capacitor
14		opening;
15		ix) filling the recess in the oversized capacitor opening with a dielectric
16		material;
17		x) forming shallow trench isolation, the shallow trench isolation removing
18		portions of the lip except where a connection from the capacitor to the transfer
19		device is to be formed.

- 1 16. The method of claim 12 further comprising the steps of:
- 2 c) removing remaining portions of the first layer;
- d) forming gate dielectric;
- e) depositing a gate conductor material;
- f) patterning the gate conductor.

A method for forming a connection between a capacitor and a transfer device 1 on a semiconductor substrate having a top surface, the method comprising the 2 steps of: 3 a) forming a first layer on the semiconductor substrate; 4 b) etching an oversized capacitor opening in the first layer; 5 c) forming a sidewall spacer on the sidewalls of the oversized capacitor opening; 7 d) etching a capacitor trench in the semiconductor substrate using said 8 sidewall spacer and said first layer as a mask, said capacitor trench having a 9 top edge at the top surface of said semiconductor substrate; 10 e) depositing capacitor fill material in said capacitor trench, said capacitor fill 11 material extending over said capacitor trench top edge to form a lip of 12 capacitor fill material on said top surface of said semiconductor substrate; and 13 f) diffusing dopants from said capacitor fill material into said semiconductor 14 substrate from said lip of capacitor fill material. 15 The method of claim 17 wherein the first layer comprises a gate dielectric 18. 1 layer, a gate conductor layer and a insulator layer.

1 19. The method of claim 17 wherein the first layer comprises a first silicon dioxide layer, a silicon nitride layer and second silicon dioxide layer.



4

5

6

The method of claim 17 wherein the step of depositing capacitor fill material comprises performing a first deposition of capacitor fill material, recessing said first deposition of capacitor fill material, said recess partially exposing sidewalls of said capacitor trench, forming sidewall spacers on said exposed sidewalls of said capacitor trench, and refilling the capacitor trench and oversized capacitor opening.



The method of claim 17 wherein the capacitor fill material comprises n+doped polysilicon.



3

3

4

2


The method of claim 17 wherein the step of diffusing dopants from said capacitor fill material into said semiconductor substrate from said lip of capacitor fill material comprises annealing the semiconductor substrate.




The method of claim 17 further comprising the step of etching an isolation trench, wherein said etching of said isolation trench removes a portion on said lip of capacitor fill material except where a connection between said capacitor and said transfer device is to be made.



The method of claim 23 further comprising the step of filling said isolation trench with isolation material and planarizing said isolation material.



The method of claim 24 wherein the first layer comprises a gate dielectric layer, a gate conductor layer and a insulator layer and wherein the step of planarizing said isolation material leaves a portion of the insulator layer covering the gate conductor layer.



The method of claim 26 further comprising the steps of etching an opening in the remaining portion of the insulator layer to expose a portion of the gate conductor layer and depositing a wordline material layer on the exposed gate conductor material, the remaining insulator layer and the isolation material, and further comprising the step of patterning the gate conductor material and wordline material to form a plurality of transfer device gates, wherein the remaining insulator layer serves as an etch block to prevent unwanted etching of the gate conductor material.

29.

4

5

6

7

8

9

The method of claim 24 wherein the first layer comprises a first silicon dioxide layer, a silicon nitride layer and second silicon dioxide layer wherein the step of planarizing said isolation material removes any remaining portion of said second silicon dioxide layer and planarizes said silicon nitride layer, and further comprising the step of removing said silicon nitride layer and forming a gate dielectric layer, a gate conductor layer, and a wordline material layer, and further comprising the step of pattering said gate dielectric layer, said gate conductor layer and said wordline material layer to define a gate of the transfer device.

- An apparatus for connecting a capacitor to a transfer device in a memory cell formed on a substrate, the apparatus comprising dopant diffused from a capacitor lip formed at the top of the capacitor, the capacitor lip extending over and contacting the top surface of the substrate.
- 1 31. The apparatus of claim 30 wherein the capacitor lip extends between 1 nm and 200 nm.
- 1 32. The apparatus of claim 30 wherein the capacitor lip extends between 10 nm and 50 nm.
- 1 33. The apparatus of claim 30 wherein the dopant diffuses in a substantially vertical direction.
- 1 34. The apparatus of claim 30 further comprising a layer of insulating material covering the capacitor lip.
- The apparatus of claim 30 wherein said diffused dopant contacts capacitor sidewalls less than one half the depth of an adjacent source/drain of the

3 transfer device.

į

- 1 36. The apparatus of claim 30 wherein said capacitor comprises n+ doped polysilicon, and wherein said dopant is diffused from said n+ doped polysilicon.
- 1 37. The apparatus of claim 30 wherein said diffused dopant comprises a source/drain for the transfer device.
- 1 38. The apparatus of claim 30 wherein said diffused dopant is adjacent to and contacts a source/drain of the transfer device.
- The apparatus of claim 30 wherein said diffused dopant has a depth at most approximately equal to the depth of an adjacent source/drain of the transfer device.
- 1 40. The apparatus of claim 30 wherein portions of said lip are removed by an isolation region trench.
- 1 41. The apparatus of claim 30 wherein said diffused dopant is self aligned with the capacitor.

The apparatus of claim 30 further comprising an isolation collar at the top of said capacitor, said isolation collar isolating sidewalls of said capacitor from adjacent portions of a silicon substrate.

1	43.	A memory cell formed on a substrate, the memory cell comprising:
2		a) a transfer device having a source/drain;
3		b) a trench capacitor, the trench capacitor having a lip of capacitor fill materia
4		extending over the top surface of the substrate;
5		c) an isolation trench formed in said substrate, said isolation trench removing
6		portions of said lip of capacitor fill material while leaving said lip of capacitor
7		fill material adjacent to said transfer device;
8		d) an isolation collar at the top of said trench capacitor, said isolation collar
9		isolating said trench capacitor from adjacent portions of said substrate; and
10		e) a surface strap comprising dopant diffused from the lip of capacitor fill
11		material, the surface strap being self aligned with the trench capacitor.
1	44.	The apparatus of claim 43 wherein said substrate comprises a silicon wafer
2		and wherein said capacitor fill material comprises n+ doped polysilicon.
1	45.	The apparatus of claim 43 wherein said surface strap has a depth less at most
2		approximately equal to the to the depth of an adjacent source/drain of the
3	Í	transfer device.
